Patent claims:

5

15

- 1. A nonvolatile memory cell
- having a vertical field-effect transistor with a nanoelement designed as the channel region;
- having an electrically insulating layer, which at least partially surrounds the nanoelement, as charge storage layer and as gate-insulating layer, which is designed in such a manner that
- o electrical charge carriers can be selectively introduced into or removed from it;
 - electrical conductivity 0 the of the nanoelement be influenced in can characteristic way electrical by carriers introduced in the electrically insulating layer.
 - 2. The memory cell as claimed in claim 1, in which the electrically insulating layer is
- 20 a silicon oxide/silicon nitride/silicon oxide layer sequence; or
 - an aluminum oxide layer.
- 3. The memory cell as claimed in claim 1 or 2, in which the nanoelement includes
 - a nanotube
 - a bundle of nanotubes, or `
 - a nanorod.
- 30 4. The memory cell as claimed in claim 3, in which the nanorod includes
 - silicon
 - germanium
 - indium phosphide
- 35 gallium nitride
 - gallium arsenide
 - zirconium oxide and/or
 - a metal.

- The memory cell as claimed in claim 3, in which the nanotube is
- a carbon nanotube
- a carbon-boron nanotube
- a carbon-nitrogen nanotube 5
 - a tungsten sulfide nanotube or
 - a chalcogenide nanotube.
- The memory cell as claimed in one of claims 1 to 5, which includes a first electrically conductive layer 10 first source/drain region of the field-effect transistor, on which the nanoelement is grown.
- The memory cell as claimed in claim 6, in which 7. the first electrically conductive layer is made from 15 catalyst material for catalyzing the formation of the nanoelement.
- The memory cell as claimed in one of claims 1 to 7, which includes a second electrically conductive 20 layer as gate region of the field-effect transistor, which at least partially surrounds the electrically insulating layer.
- The memory cell as claimed in claim 8, in which 25 the thickness of the second electrically conductive layer is less than a longitudinal extent of nanoelement, such that the electrically insulating layer which surrounds the nanoelement and the second electrically conductive layer form a ring structure 30 surrounding part of the nanoelement.
- 10. The memory cell as claimed in one of claims 1 to 9, which includes a third electrically conductive layer second source/drain region of the field-effect 35 transistor, which third electrically conductive layer is formed on the nanoelement.

The memory cell as claimed in one of claims 1 to and/or in а substrate made formed on polycrystalline or amorphous material.

- 27 -

- The memory cell as claimed in one of claims 1 to 5 12. exclusively from dielectric formed 11. which is material, metallic material and the material of the nanostructure.
- A memory cell array having a plurality of memory 10 cells as claimed in one of claims 1 to 12 formed next to and/or on top of one another.
- A method for fabricating a nonvolatile memory 15 cell, in which
 - a vertical field-effect transistor is formed with a nanoelement designed as the channel region;
 - an electrically insulating layer, which at least partially surrounds the nanoelement, is formed as charge storage layer and as gate-insulating layer;
 - the electrically insulating layer is designed in such a manner that
 - electrical charge carriers can be selectively introduced into or removed from it;
- the electrical conductivity of the 25 0 influenced in nanoelement be а can electrical characteristic way by introduced in the electrically carriers insulating layer.

30

20

- The method as claimed in claim 14, in which 15.
- a first electrically conductive layer is formed as first source/drain region of the field-effect transistor;
- then a second electrically conductive layer 35 field-effect the formed gate region of transistor:

5

20

- a subregion of the first electrically conductive layer is uncovered by a via hole being introduced into the second electrically conductive layer;
- the electrically insulating layer is formed on the surface of the via hole;
- the nanoelement is grown in the via hole on the uncovered subregion of the first electrically conductive layer.
- 10 16. The method as claimed in claim 14, in which
 - a first electrically conductive layer is formed as first source/drain region of the field-effect transistor;
 - then an auxiliary layer is formed;
- a subregion of the first electrically conductive layer is uncovered by a via hole being introduced into the auxiliary layer;
 - the nanoelement is grown in the via hole on the uncovered subregion of the first electrically conductive layer;
 - the auxiliary layer is removed;
 - the electrically insulating layer is applied to the surface of the nanoelement.
- 17. The method as claimed in claim 14, in which the nanoelement is initially grown vertically while standing freely on a source/drain region, and then the remainder of the vertical field-effect transistor is formed.